Mirror/betaflight
1
0
Fork 0
mirror of https://github.com/betaflight/betaflight.git synced 2025-07-24 16:55:36 +03:00
Code Issues Wiki Activity

Adding RP2350 SDK and target framework (#13988)

Browse source 
* Adding RP2350 SDK and target framework

* Spacing

* Removing board definitions
This commit is contained in:
J Blackman 2024-10-23 10:02:48 +11:00 • committed by GitHub
parent 462cb05930
commit 2dd6f95aad
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
576 changed files with 435012 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

63
lib/main/pico-sdk/rp2_common/hardware_xosc/xosc.c Normal file
View file

@ -0,0 +1,63 @@
/*
* Copyright (c) 2020 Raspberry Pi (Trading) Ltd.
*
* SPDX-License-Identifier: BSD-3-Clause
*/
#include "pico.h"
// For frequency related definitions etc
#include "hardware/clocks.h"
#include "hardware/platform_defs.h"
#include "hardware/regs/xosc.h"
#include "hardware/xosc.h"
#if XOSC_HZ < (1 * MHZ) || XOSC_HZ > (50 * MHZ)
// Note: Although an external clock can be supplied up to 50 MHz, the maximum frequency the
// XOSC cell is specified to work with a crystal is less, please see the appropriate RP-series datasheet.
#error XOSC_HZ must be in the range 1,000,000-50,000,000 i.e. 1-50MHz XOSC frequency
#endif
#define STARTUP_DELAY ((((XOSC_HZ / KHZ) + 128) / 256) * PICO_XOSC_STARTUP_DELAY_MULTIPLIER)
// The DELAY field in xosc_hw->startup is 14 bits wide.
#if STARTUP_DELAY >= (1 << 13)
#error PICO_XOSC_STARTUP_DELAY_MULTIPLIER is too large: XOSC STARTUP.DELAY must be < 8192
#endif
void xosc_init(void) {
// Assumes 1-15 MHz input, checked above.
xosc_hw->ctrl = XOSC_CTRL_FREQ_RANGE_VALUE_1_15MHZ;
// Set xosc startup delay
xosc_hw->startup = STARTUP_DELAY;
// Set the enable bit now that we have set freq range and startup delay
hw_set_bits(&xosc_hw->ctrl, XOSC_CTRL_ENABLE_VALUE_ENABLE << XOSC_CTRL_ENABLE_LSB);
// Wait for XOSC to be stable
while(!(xosc_hw->status & XOSC_STATUS_STABLE_BITS)) {
tight_loop_contents();
}
}
void xosc_disable(void) {
uint32_t tmp = xosc_hw->ctrl;
tmp &= (~XOSC_CTRL_ENABLE_BITS);
tmp |= (XOSC_CTRL_ENABLE_VALUE_DISABLE << XOSC_CTRL_ENABLE_LSB);
xosc_hw->ctrl = tmp;
// Wait for stable to go away
while(xosc_hw->status & XOSC_STATUS_STABLE_BITS) {
tight_loop_contents();
}
}
void xosc_dormant(void) {
// WARNING: This stops the xosc until woken up by an irq
xosc_hw->dormant = XOSC_DORMANT_VALUE_DORMANT;
// Wait for it to become stable once woken up
while(!(xosc_hw->status & XOSC_STATUS_STABLE_BITS)) {
tight_loop_contents();
}
}