Mirror/betaflight
1
0
Fork 0
mirror of https://github.com/betaflight/betaflight.git synced 2025-07-12 19:10:32 +03:00
Code Issues Wiki Activity

Fix STM32G4 SPI2/SPI3 busses running at double intended clock rate (#14160)

Browse source
This commit is contained in:
Steve Evans 2025-01-15 20:34:28 +00:00 • committed by GitHub
parent bdd2a2863d
commit 701ffb95d8
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
1 changed files with 6 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

9
src/platform/STM32/bus_spi_ll.c
View file

@ -76,13 +76,16 @@ static LL_SPI_InitTypeDef defaultInit =
static uint32_t spiDivisorToBRbits(const SPI_TypeDef *instance, uint16_t divisor) static uint32_t spiDivisorToBRbits(const SPI_TypeDef *instance, uint16_t divisor)
{ {
#if !defined(STM32H7) #if defined(STM32F7)
// SPI2 and SPI3 are on APB1/AHB1 which PCLK is half that of APB2/AHB2. /* On F7 we run SPI2 and SPI3 (on the APB1 bus) at a division of PCLK1 which is
* half that of HCLK driving the APB2 bus and SPI1. So we need to reduce the
* division factors for SPI2/3 by a corresponding factor of 2.
*/
if (instance == SPI2 || instance == SPI3) { if (instance == SPI2 || instance == SPI3) {
divisor /= 2; // Safe for divisor == 0 or 1 divisor /= 2; // Safe for divisor == 0 or 1
} }
#else #else
// On the G4 and H7 processors the SPI busses are all derived from the same base frequency
UNUSED(instance); UNUSED(instance);
#endif #endif