mirror of
https://github.com/betaflight/betaflight.git
synced 2025-07-16 21:05:35 +03:00
Removed pins not available in LPQFP-100 or 144 packages.
This commit is contained in:
parent
031a21b9fc
commit
a76b5666e5
3 changed files with 35 additions and 32 deletions
|
@ -158,21 +158,22 @@ const timerHardware_t fullTimerHardware[FULL_TIMER_CHANNEL_COUNT] = {
|
||||||
DEF_TIM(TIM11, CH1, PF7, TIM_USE_ANY, 0, 0),
|
DEF_TIM(TIM11, CH1, PF7, TIM_USE_ANY, 0, 0),
|
||||||
|
|
||||||
//PORTH
|
//PORTH
|
||||||
DEF_TIM(TIM5, CH1, PH10, TIM_USE_ANY, 0, 0),
|
// Port H is not available for LPQFP-100 or 144 package
|
||||||
DEF_TIM(TIM5, CH2, PH11, TIM_USE_ANY, 0, 0),
|
// DEF_TIM(TIM5, CH1, PH10, TIM_USE_ANY, 0, 0),
|
||||||
DEF_TIM(TIM5, CH3, PH12, TIM_USE_ANY, 0, 0),
|
// DEF_TIM(TIM5, CH2, PH11, TIM_USE_ANY, 0, 0),
|
||||||
|
// DEF_TIM(TIM5, CH3, PH12, TIM_USE_ANY, 0, 0),
|
||||||
#if !defined(STM32F411xE)
|
//
|
||||||
DEF_TIM(TIM8, CH1N, PH13, TIM_USE_ANY, 0, 0),
|
//#if !defined(STM32F411xE)
|
||||||
DEF_TIM(TIM8, CH2N, PH14, TIM_USE_ANY, 0, 0),
|
// DEF_TIM(TIM8, CH1N, PH13, TIM_USE_ANY, 0, 0),
|
||||||
DEF_TIM(TIM8, CH3N, PH15, TIM_USE_ANY, 0, 0),
|
// DEF_TIM(TIM8, CH2N, PH14, TIM_USE_ANY, 0, 0),
|
||||||
|
// DEF_TIM(TIM8, CH3N, PH15, TIM_USE_ANY, 0, 0),
|
||||||
DEF_TIM(TIM12, CH1, PH6, TIM_USE_ANY, 0, 0),
|
//
|
||||||
DEF_TIM(TIM12, CH2, PH9, TIM_USE_ANY, 0, 0),
|
// DEF_TIM(TIM12, CH1, PH6, TIM_USE_ANY, 0, 0),
|
||||||
#endif
|
// DEF_TIM(TIM12, CH2, PH9, TIM_USE_ANY, 0, 0),
|
||||||
|
//#endif
|
||||||
|
|
||||||
//PORTI
|
//PORTI
|
||||||
// Not yet used
|
// Port I is not available for LPQFP-100 or 144 package
|
||||||
// DEF_TIM(TIM5, CH4, PI0, TIM_USE_ANY, 0, 0),
|
// DEF_TIM(TIM5, CH4, PI0, TIM_USE_ANY, 0, 0),
|
||||||
//
|
//
|
||||||
//#if !defined(STM32F411xE)
|
//#if !defined(STM32F411xE)
|
||||||
|
|
|
@ -143,19 +143,20 @@ const timerHardware_t fullTimerHardware[FULL_TIMER_CHANNEL_COUNT] = {
|
||||||
DEF_TIM(TIM11, CH1, PF7, TIM_USE_ANY, 0, 0),
|
DEF_TIM(TIM11, CH1, PF7, TIM_USE_ANY, 0, 0),
|
||||||
|
|
||||||
//PORTH
|
//PORTH
|
||||||
DEF_TIM(TIM5, CH1, PH10, TIM_USE_ANY, 0, 0),
|
// Port I is not available for LPQFP-100 or 144 package
|
||||||
DEF_TIM(TIM5, CH2, PH11, TIM_USE_ANY, 0, 0),
|
// DEF_TIM(TIM5, CH1, PH10, TIM_USE_ANY, 0, 0),
|
||||||
DEF_TIM(TIM5, CH3, PH12, TIM_USE_ANY, 0, 0),
|
// DEF_TIM(TIM5, CH2, PH11, TIM_USE_ANY, 0, 0),
|
||||||
|
// DEF_TIM(TIM5, CH3, PH12, TIM_USE_ANY, 0, 0),
|
||||||
DEF_TIM(TIM8, CH1N, PH13, TIM_USE_ANY, 0, 0),
|
//
|
||||||
DEF_TIM(TIM8, CH2N, PH14, TIM_USE_ANY, 0, 0),
|
// DEF_TIM(TIM8, CH1N, PH13, TIM_USE_ANY, 0, 0),
|
||||||
DEF_TIM(TIM8, CH3N, PH15, TIM_USE_ANY, 0, 0),
|
// DEF_TIM(TIM8, CH2N, PH14, TIM_USE_ANY, 0, 0),
|
||||||
|
// DEF_TIM(TIM8, CH3N, PH15, TIM_USE_ANY, 0, 0),
|
||||||
DEF_TIM(TIM12, CH1, PH6, TIM_USE_ANY, 0, 0),
|
//
|
||||||
DEF_TIM(TIM12, CH2, PH9, TIM_USE_ANY, 0, 0),
|
// DEF_TIM(TIM12, CH1, PH6, TIM_USE_ANY, 0, 0),
|
||||||
|
// DEF_TIM(TIM12, CH2, PH9, TIM_USE_ANY, 0, 0),
|
||||||
|
|
||||||
//PORTI
|
//PORTI
|
||||||
// Not yet used
|
// Port I is not available for LPQFP-100 or 144 package
|
||||||
// DEF_TIM(TIM5, CH4, PI0, TIM_USE_ANY, 0, 0),
|
// DEF_TIM(TIM5, CH4, PI0, TIM_USE_ANY, 0, 0),
|
||||||
//
|
//
|
||||||
// DEF_TIM(TIM8, CH4, PI2, TIM_USE_ANY, 0, 0),
|
// DEF_TIM(TIM8, CH4, PI2, TIM_USE_ANY, 0, 0),
|
||||||
|
|
|
@ -148,14 +148,15 @@ const timerHardware_t fullTimerHardware[FULL_TIMER_CHANNEL_COUNT] = {
|
||||||
DEF_TIM(TIM14, CH1N, PF9, TIM_USE_ANY, 0, 0, 0),
|
DEF_TIM(TIM14, CH1N, PF9, TIM_USE_ANY, 0, 0, 0),
|
||||||
|
|
||||||
// Port H
|
// Port H
|
||||||
DEF_TIM(TIM12, CH1, PH6, TIM_USE_ANY, 0, 0, 0),
|
// Port H is not available for LPQFP-100 or 144 and TFBGA-100 package
|
||||||
DEF_TIM(TIM12, CH2, PH9, TIM_USE_ANY, 0, 0, 0),
|
// DEF_TIM(TIM12, CH1, PH6, TIM_USE_ANY, 0, 0, 0),
|
||||||
DEF_TIM(TIM5, CH1, PH10, TIM_USE_ANY, 0, 0, 0),
|
// DEF_TIM(TIM12, CH2, PH9, TIM_USE_ANY, 0, 0, 0),
|
||||||
DEF_TIM(TIM5, CH2, PH11, TIM_USE_ANY, 0, 0, 0),
|
// DEF_TIM(TIM5, CH1, PH10, TIM_USE_ANY, 0, 0, 0),
|
||||||
DEF_TIM(TIM5, CH3, PH12, TIM_USE_ANY, 0, 0, 0),
|
// DEF_TIM(TIM5, CH2, PH11, TIM_USE_ANY, 0, 0, 0),
|
||||||
DEF_TIM(TIM8, CH1N, PH13, TIM_USE_ANY, 0, 0, 0),
|
// DEF_TIM(TIM5, CH3, PH12, TIM_USE_ANY, 0, 0, 0),
|
||||||
DEF_TIM(TIM8, CH2N, PH14, TIM_USE_ANY, 0, 0, 0),
|
// DEF_TIM(TIM8, CH1N, PH13, TIM_USE_ANY, 0, 0, 0),
|
||||||
DEF_TIM(TIM8, CH3N, PH15, TIM_USE_ANY, 0, 0, 0),
|
// DEF_TIM(TIM8, CH2N, PH14, TIM_USE_ANY, 0, 0, 0),
|
||||||
|
// DEF_TIM(TIM8, CH3N, PH15, TIM_USE_ANY, 0, 0, 0),
|
||||||
};
|
};
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
|
|
Loading…
Add table
Add a link
Reference in a new issue