mirror of
https://github.com/betaflight/betaflight.git
synced 2025-07-25 01:05:27 +03:00
Issue: "Consecutive multiple block transfers can induce incorrect data length" Workaround: "8 SDMMC clock cycles must elapse before DTEN can be set." |
||
---|---|---|
.. | ||
CMSIS/Device/ST/STM32H7xx | ||
STM32H7xx_HAL_Driver |