Mirror/betaflight
1
0
Fork 0
mirror of https://github.com/betaflight/betaflight.git synced 2025-07-23 08:15:30 +03:00
Code Issues Wiki Activity

Additional timer mapping for 7X2 target.

Browse source
This commit is contained in:
blckmn 2018-05-06 12:34:28 +10:00
parent 6d33fc6b0b
commit c816f64b9e
2 changed files with 15 additions and 5 deletions
Download patch file Download diff file Expand all files Collapse all files

18
src/main/target/STM32F7X2/target.c
View file

@ -42,8 +42,18 @@ const timerHardware_t timerHardware[USABLE_TIMER_CHANNEL_COUNT] = {
DEF_TIM(TIM9, CH2, PE6, TIM_USE_MOTOR, 0, 0),
DEF_TIM(TIM3, CH1, PB4, TIM_USE_MOTOR, 0, 0),
//11
DEF_TIM(TIM10, CH1, PB8, TIM_USE_MOTOR, 0, 0),
DEF_TIM(TIM5, CH4, PA3, TIM_USE_MOTOR, 0, 0),
DEF_TIM(TIM9, CH2, PA3, TIM_USE_MOTOR, 0, 0),
DEF_TIM(TIM11, CH1, PB9, TIM_USE_MOTOR, 0, 0),
DEF_TIM(TIM10, CH1, PB8, 0, 0, 0),
DEF_TIM(TIM5, CH4, PA3, 0, 0, 0),
DEF_TIM(TIM9, CH2, PA3, 0, 0, 0),
DEF_TIM(TIM11, CH1, PB9, 0, 0, 0),
DEF_TIM(TIM1, CH1N, PB13, 0, 0, 0),
DEF_TIM(TIM1, CH2N, PB14, 0, 0, 0),
DEF_TIM(TIM8, CH2N, PB14, 0, 0, 0),
DEF_TIM(TIM12, CH1, PB14, 0, 0, 0),
DEF_TIM(TIM1, CH3N, PB15, 0, 0, 0),
DEF_TIM(TIM8, CH3N, PB15, 0, 0, 0),
DEF_TIM(TIM3, CH1, PC6, 0, 0, 0),
DEF_TIM(TIM3, CH2, PC7, 0, 0, 0),
DEF_TIM(TIM3, CH4, PC9, 0, 0, 0),
DEF_TIM(TIM3, CH3, PC8, 0, 0, 0),
};

2
src/main/target/STM32F7X2/target.h
View file

@ -92,6 +92,6 @@
#define TARGET_IO_PORTE 0xffff
#define TARGET_IO_PORTF 0xffff
#define USABLE_TIMER_CHANNEL_COUNT 15
#define USABLE_TIMER_CHANNEL_COUNT 25
#define USE_TIMER_MGMT